




LSLS/LSRS/ASRS r1, r2, #imm5  
 ADDS/SUBS r1, r2, r3  
 ADDS/SUBS r1, r2, #imm3  
 MOVS/CMP/ADDS/SUBS r1, #imm8  
 LDR r1, [pc, #4\*imm8] (aka LDR r1, =const)  
 STRx/LDRx r1, [r2, r3]  
 STRx/LDRx r1, [r2, #s\*imm5]  
 STR/LDR r1, [sp, #4\*imm8]  
 ADD r1, pc, #4\*imm8 (aka ADR r1, label)  
 ADD r1, sp, #4\*imm8  
 STM/LDM r1!, {regs}  
 B 2\*disp11



ADD/SUB sp, sp, #4\*imm7  
 SXTH/SXTB/UXTH/UXTB r1, r2  
 PUSH/POP {regs}  
 CPSIE/CPSID i  
 REV/REV16/REVSH r1, r2  
 BKPT #imm8



op r1, r2  
 ADD/CMP/MOV r/h1, r/h2  
 BX/BLX r/h1



Bcc 2\*disp8  
 UDF #imm8  
 SVC #imm8

**[E] 32-bit instructions:**

F38x 88xx MSR special, r1  
 F3EF 8xxx MRS r1, special  
 F3BF8F4x DSB  
 F3BF8F5x DMB  
 F3BF8F6x ISB  
 Fxxx Fxxx BL 2\*disp22

**[F] Special instructions:**

BF00 NOP  
 BF10 YIELD  
 BF20 WFE  
 BF30 WFI  
 BF40 SEV

## Thumb code quick reference

	Syntax	Action	Flags	Notes
<b>Move</b>				
Immediate	<code>movs rd, #imm</code>	$Rd := imm$	NZ	Range 0-255
Reg to reg	<code>movs rd, rm</code>	$Rd := Rm$	NZ	Synonym for <code>lsls rd, rm, #0</code>
High regs	<code>mov rd, rm</code>	$Rd := Rm$		Regs R8-R12, <i>sp, lr, pc</i> allowed
<b>Add</b>				
Register	<code>adds rd, rn, rm</code>	$Rd := Rn + Rm$	NZCV	
Immediate	<code>adds rd, rn, #imm</code>	$Rd := Rn + imm$	NZCV	Range 0-7 or 0-255 if $Rn \equiv Rd$
With carry	<code>adcs rd, rd, rm</code>	$Rd := Rd + Rm + C$	NZCV	
Value to <i>sp</i>	<code>add sp, sp, #imm</code>	$sp := sp + imm$		Range 0-508 (word aligned)
Form addr from <i>sp</i>	<code>add rd, sp, #imm</code>	$Rd := sp + imm$		Range 0-1020 (word aligned)
Form addr from <i>pc</i>	<code>adr rd, label</code>	$Rd := label$		Range <i>pc</i> to <i>pc</i> + 1020
<b>Subtract</b>				
Register	<code>subs rd, rn, rm</code>	$Rd := Rn - Rm$	NZCV	
Immediate	<code>subs rd, rn, #imm</code>	$Rd := Rn - imm$	NZCV	Range 0-7 or 0-255 if $Rn \equiv Rd$
With carry	<code>sbc rd, rd, rm</code>	$Rd := Rd - Rm - (1 - C)$	NZCV	
Value from <i>sp</i>	<code>sub sp, sp, #imm</code>	$sp := sp - imm$		Range 0-508 (word aligned)
Negate	<code>negs rd, rm</code>	$Rd := -Rm$	NZCV	
<b>Multiply</b>				
Register	<code>mul rd, rn, rd</code>	$Rd := Rn * Rd$	NZ	
<b>Compare</b>				
Register	<code>cmp rn, rm</code>	$Rn - Rm$	NZCV	Updates flags from result
Immediate	<code>cmp rn, #imm</code>	$Rn - imm$	NZCV	Range 0-255
<b>Bitwise</b>				
AND	<code>ands rd, rd, rm</code>	$Rd := Rd \text{ AND } Rm$	NZ	
Exclusive OR	<code>eors rd, rd, rm</code>	$Rd := Rd \text{ XOR } Rm$	NZ	
OR	<code>orrs rd, rd, rm</code>	$Rd := Rd \text{ OR } Rm$	NZ	
Bit clear	<code>bics rd, rd, rm</code>	$Rd := Rd \text{ AND NOT } Rm$	NZ	
Move NOT	<code>mvns rd, rm</code>	$Rd := \text{NOT } Rm$	NZ	
Test bits	<code>tst rn, rm</code>	$Rn \text{ AND } Rm$	NZ	Updates flags from result
<b>Shift</b>				
Logical shift left	<code>lsls rd, rm, #imm</code>	$Rd := Rm \ll imm$	NZC	C flag set to last bit shifted out, or unchanged if shift is zero
	<code>lsls rd, rd, rm</code>	$Rd := Rd \ll Rm$	NZC	
Logical shift right	<code>lsrs rd, rm, #imm</code>	$Rd := Rm \gg imm$	NZC	
	<code>lsrs rd, rd, rm</code>	$Rd := Rd \gg Rm$	NZC	
Arith shift right	<code>asrs rd, rm, #imm</code>	$Rd := Rm \text{ ASR } imm$	NZC	
	<code>asrs rd, rd, rm</code>	$Rd := Rd \text{ ASR } Rm$	NZC	
Rotate right	<code>rors rd, rd, rm</code>	$Rd := Rd \text{ ROR } Rm$	NZC	
<b>Load</b>				
Word, imm offset	<code>ldr rt, [rn, #imm]</code>	$Rt := Mem_4[Rn+imm]$		Range 0-124, mult of 4
Word, reg offset	<code>ldr rt, [rn, rm]</code>	$Rt := Mem_4[Rn+Rm]$		
Halfword, immed	<code>ldrh rt, [rn, #imm]</code>	$Rt := Mem_2[Rn+imm]$		Range 0-62, mult of 2
Halfword, register	<code>ldrh rt, [rn, rm]</code>	$Rt := Mem_2[Rn+Rm]$		
Signed halfword	<code>ldrsh rt, [rn, rm]</code>	$Rt := sext(Mem_2[Rn+Rm])$		
Byte, imm offset	<code>ldrb rt, [rn, #imm]</code>	$Rt := Mem_1[Rn+imm]$		Range 0-31

## Thumb code quick reference (continued)

	Syntax	Action	Notes
<b>Load (continued)</b>			
Byte, reg offset	<code>ldrb rt, [rn, rm]</code>	$Rt := Mem_1[Rn+Rm]$	
Signed byte	<code>ldr sb rt, [rn, rm]</code>	$Rt := sext(Mem_1[Rn+Rm])$	
PC-relative	<code>ldr rt, label</code>	$Rt := Mem_4[label]$	Range <i>pc</i> to <i>pc</i> + 1020
SP-relative	<code>ldr rt, [sp, #imm]</code>	$Rt := Mem_4[sp+imm]$	Range 0-1020, mult of 4
<b>Store</b>			
Word, imm offset	<code>str rt, [rn, #imm]</code>	$Mem_4[Rn+imm] := Rt$	Range 0-124, mult of 4
Word, reg offset	<code>str rt, [rn, rm]</code>	$Mem_4[Rn+Rm] := Rt$	
Halfword, immed	<code>strh rt, [rn, #imm]</code>	$Mem_2[Rn+imm] := Rt[15:0]$	
Halfword, register	<code>strh rt, [rn, rm]</code>	$Mem_2[Rn+Rm] := Rt[15:0]$	
Byte, imm offset	<code>strb rt, [rn, #imm]</code>	$Mem_1[Rn+imm] := Rt[7:0]$	Range 0-31
Byte, reg offset	<code>strb rt, [rn, rm]</code>	$Mem_1[Rn+Rm] := Rt[7:0]$	
SP-relative	<code>str rt, [sp, #imm]</code>	$Mem_4[sp+imm] := Rt$	Range 0-1020, mult of 4
<b>Push and pop</b>			
Push	<code>push {regset}</code>		} Subset of R0-R7
Push with link	<code>push {regset, lr}</code>		
Pop	<code>pop {regset}</code>		
Pop and return	<code>pop {regset, pc}</code>		
<b>Branch</b>			
—if equal	<code>beq label</code>	$pc := label$ —if Z	Range -252 to +258 bytes
—if not equal	<code>bne label</code>	—if !Z	
—if higher or same	<code>bhs label</code>	—if C	Synonym for <code>bcs</code>
—if lower	<code>blo label</code>	—if !C	Synonym for <code>bcc</code>
—if minus	<code>bmi label</code>	—if N	
—if plus	<code>bpl label</code>	—if !N	
—if overflow	<code>bvs label</code>	—if V	
—if not overflow	<code>bvc label</code>	—if !V	
—if higher	<code>bhi label</code>	—if C && !Z	
—if lower or same	<code>bls label</code>	—if !C    Z	
—if greater or eq	<code>bge label</code>	—if N == V	
—if less than	<code>blt label</code>	—if N != V	
—if greater than	<code>bgt label</code>	—if !Z && N == V	
—if less or eq	<code>ble label</code>	—if Z    N != V	
Unconditional	<code>b label</code>	$pc := label$	Range $\pm 2$ KB
Branch with link	<code>bl label</code>	$lr := next; pc := label$	} High regs allowed
Branch to reg	<code>bx rm</code>	$pc := Rm$	
Branch reg & link	<code>blx rm</code>	$lr := next; pc := Rm$	
No operation	<code>nop</code>		
<b>Extend</b>			
Signed byte	<code>sxtb rd, rm</code>	$Rd := sext(Rm[7:0])$	
Unsigned byte	<code>uxtb rd, rm</code>	$Rd := Rm[7:0]$	
Signed halfword	<code>sxth rd, rm</code>	$Rd := sext(Rm[15:0])$	
Unsigned halfword	<code>uxth rd, rm</code>	$Rd := Rm[15:0]$	