| [A] | Bits [11:8] |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0,1 | 2,3 | 4,5 | 6,7 | 8,9 | A,B | C,D | E,F |
| 0 | LSLS i5 |  |  |  | LSRS i5 |  |  |  |
| 1 | ASRS i5 |  |  |  | ADDS r | SUBS $r$ | ADDS i3 | SUBS i3 |
| 2 | MOVS i8 |  |  |  | CMP i8 |  |  |  |
| 3 | ADDS i8 |  |  |  | SUBS i8 |  |  |  |
| 4 | [B] |  |  |  | LDR pc |  |  |  |
| 5 | STR r | STRH r | STRB r | LDRSB r | LDR r | LDRH r | LDRB r | LDRSH r |
| 6 | STR i5 |  |  |  | LDR 15 |  |  |  |
| $\stackrel{\stackrel{\rightharpoonup}{\dot{\rho}}}{ } 7$ | STRB i5 |  |  |  | LDRB i5 |  |  |  |
| $\frac{8}{0} 8$ | STRH i5 |  |  |  | LDRH i5 |  |  |  |
| 9 | STR sp |  |  |  | LDR sp |  |  |  |
| A | ADD pc |  |  |  | ADD sp |  |  |  |
| B | [C] |  |  |  |  |  |  |  |
| c | STM |  |  |  | LDM |  |  |  |
| D | [D] |  |  |  |  |  |  |  |
| E | B |  |  |  | [E] |  |  |  |
| F |  |  |  |  |  |  |  |  |

LSLS/LSRS/ASRS r1, r2, \#imm5
ADDS/SUBS r1, r2, r3
ADDS/SUBS r1, r2, \#imm3
MOVS/CMP/ADDS/SUBS r1, \#imm8
LDR r1, [pc, \#4*imm8] (aka LDR r1, =const)
STRx/LDRx r1, [r2, r3]
STRx/LDRx r1, [r2, \#s*imm5]

STR/LDR r1, [sp, \#4*imm8]
ADD r1, pc, \#4*imm8 (aka ADR r1, label)
ADD r1, sp, \#4*imm8
STM/LDM r1!, \{regs\}

## B 2*disp11


[E] 32-bit instructions: F38x 88xx MSR special, r1 F3EF 8xxx MRS r1, special F3BF8F4x DSB
F3BF8F5x DMB
F3BF8F6x ISB
Fxxx Fxxx BL 2*disp22
[F] Special instructions:
BFOO NOP
BF10 YIELD
BF20 WFE
BF30 WFI


BF

| [B] | Bits [7:4] |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0,1,2,3 | 4,5,6,7 | 8,9,A,B | C,D,E,F |
| 40 | ANDS | EORS | LSLS | LSRS |
| 41 | ASRS | ADCS | SBCS | RORS |
| 42 | TST | NEGS | CMP | CMN |
| $\stackrel{\square}{\dot{\sim}}$ | ORRS | MULS | BICS | MVNS |
| 管 44 |  |  |  |  |
| 45 |  |  |  |  |
| 46 |  |  |  |  |
| 47 |  |  |  |  |

ADD/CMP/MOV r/h1, r/h2

BX/BLX r/h1
[D]


| D8 | BHI |
| :---: | :---: |
| D9 | BLS |
| DA | BGE |
| DB | BLT |
| DC | BGT |
| DD | BLE |
| DE | UDF |
| DF | SVC |

Bcc 2*disp8

SVC \#imm8

## Thumb code quick reference

|  | Syntax | Action | Flags | Notes |
| :---: | :---: | :---: | :---: | :---: |
| Move |  |  |  |  |
| Immediate | movs rd, \#imm | Rd : $=1 \mathrm{imm}$ | NZ | Range 0-255 |
| Reg to reg | movs rd , rm | $\mathrm{R} d:=\mathrm{R} m$ | NZ | Synonym for lsls rd, rm, \#0 |
| High regs | mov rd, rm | $\mathrm{R} d:=\mathrm{R} m$ |  | Regs R8-R12, $s p, l r, p c$ allowed |
| Add |  |  |  |  |
| Register | adds rd , $\mathrm{r} n, \mathrm{rm}$ | $\mathrm{R} d:=\mathrm{R} n+\mathrm{R} m$ | NZCV |  |
| Immediate | adds rd, rn, \#imm | $\mathrm{R} d:=\mathrm{R} n+i m m$ | NZCV | Range 0-7 or 0-255 if $\mathrm{R} n \equiv \mathrm{R} d$ |
| With carry | adcs rd , rd , rm | $\mathrm{R} d:=\mathrm{R} d+\mathrm{R} m+C$ | NZCV |  |
| Value to $s p$ | add sp, sp, \#imm | $s p:=s p+i m m$ |  | Range 0-508 (word aligned) |
| Form addr from $s p$ | add rd, sp, \#imm | $\mathrm{R} d:=s p+i m m$ |  | Range 0-1020 (word aligned) |
| Form addr from $p c$ | adr rd, label | Rd := label |  | Range $p c$ to $p c+1020$ |
| Subtract |  |  |  |  |
| Register | subs $\mathrm{r} d, \mathrm{r} n, \mathrm{rm}$ | $\mathrm{R} d:=\mathrm{R} n-\mathrm{R} m$ | NZCV |  |
| Immediate | subs rd, rn, \#imm | $\mathrm{R} d:=\mathrm{R} n-\mathrm{imm}$ | NZCV | Range 0-7 or 0-255 if $\mathrm{R} n \equiv \mathrm{R} d$ |
| With carry | sbcs $\mathrm{r} d, \mathrm{rd}$, rm | $\mathrm{R} d:=\mathrm{R} d-\mathrm{R} m-(1-C)$ | NZCV |  |
| Value from $s p$ | sub sp, sp, \#imm | $s p:=s p-i m m$ |  | Range 0-508 (word aligned) |
| Negate | negs rd, rm | $\mathrm{R} d:=-\mathrm{Rm}$ | NZCV |  |
| Multiply |  |  |  |  |
| Register | muls rd, rn, rd | $\mathrm{R} d:=\mathrm{R} n * \mathrm{R} d$ | NZ |  |
| Compare |  |  |  |  |
| Register | cmp rn, rm | $\mathrm{R} n-\mathrm{R} m$ | NZCV | Updates flags from result |
| Immediate | cmp rn, \#imm | $\mathrm{R} n$ - imm | NZCV | Range 0-255 |
| Bitwise |  |  |  |  |
| AND | ands rd , rd , rm | $\mathrm{R} d:=\mathrm{R} d$ And $\mathrm{R} m$ | NZ |  |
| Exclusive or | eors $\mathrm{r} d, \mathrm{rd}$, rm | $\mathrm{R} d:=\mathrm{R} d$ YOR $\mathrm{R} m$ | NZ |  |
| OR | orrs $\mathrm{r} d, \mathrm{rd}$, rm | $\mathrm{R} d:=\mathrm{R} d$ OR $\mathrm{R} m$ | NZ |  |
| Bit clear | bics rd, rd, rm | $\mathrm{R} d:=\mathrm{R} d$ And not $\mathrm{R} m$ | NZ |  |
| Move not | mvns rd, rm | $\mathrm{R} d$ := NOT R $m$ | NZ |  |
| Test bits | tst $\mathrm{r} n, \mathrm{rm}$ | $\mathrm{R} n$ and $\mathrm{R} m$ | NZ | Updates flags from result |
| Shift |  |  |  |  |
| Logical shift left | lsls rd, rm, \#imm | $\mathrm{R} d:=\mathrm{R} m \ll \mathrm{imm}$ | NZC | C flag set to last bit shifted out, or unchanged if shift is zero |
|  | lsls rd, rd, rm | $\mathrm{R} d:=\mathrm{R} d \ll \mathrm{R} m$ | NZC |  |
| Logical shift right | lsrs rd, rm, \#imm | $\mathrm{R} d:=\mathrm{R} m \gg \mathrm{imm}$ | NZC |  |
|  | lsrs rd , rd , rm | $\mathrm{R} d:=\mathrm{R} d \gg \mathrm{R} m$ | NZC |  |
| Arith shift right | asrs rd, rm, \#imm | $\mathrm{R} d:=\mathrm{R} m$ ASR imm | NZC |  |
|  | asrs rd , rd , rm | $\mathrm{R} d:=\mathrm{R} d$ ASR R $m$ | NZC |  |
| Rotate right | rors rd , rd , rm | $\mathrm{R} d:=\mathrm{R} d \mathrm{ROR} \mathrm{R} m$ | NZC |  |
| Load |  |  |  |  |
| Word, imm offset | ldr rt, [rn, \#imm] | $\mathrm{R} t:=\mathrm{Mem}_{4}[\mathrm{R} n+$ imm $]$ |  | Range 0-124, mult of 4 |
| Word, reg offset | ldr rt, [rn, rm] | $\mathrm{Rt}:=\mathrm{Mem}_{4}[\mathrm{R} n+\mathrm{Rm}]$ |  |  |
| Halfword, immed | ldrh rt, [rn,\#imm] | $\mathrm{R} t:=\mathrm{Mem}_{2}[\mathrm{R} n+i m m]$ |  | Range 0-62, mult of 2 |
| Halfword, register | ldrh $\mathrm{rt},[\mathrm{rn}, \mathrm{rm}]$ | $\mathrm{Rt}:=\mathrm{Mem}_{2}[\mathrm{R} n+\mathrm{R} m]$ |  |  |
| Signed halfword | ldrsh rt, [rn, rm] | $\mathrm{R} t:=\operatorname{sext}\left(\mathrm{Mem}_{2}[\mathrm{R} n+\mathrm{R} n]\right.$ |  |  |
| Byte, imm offset | ldrb rt, [rn,\#imm] | $\mathrm{R} t:=\mathrm{Mem}_{1}[\mathrm{R} n+$ imm $]$ |  | Range 0-31 |

## Thumb code quick reference (continued)

|  | Syntax | Action | Notes |
| :---: | :---: | :---: | :---: |
| Load (continued) |  |  |  |
| Byte, reg offset | ldrb rt, [rn, rm] | Rt : $=\mathrm{Mem}_{1}[\mathrm{R} n+\mathrm{R} m]$ |  |
| Signed byte | ldrsb rt, [rn,rm] | $\mathrm{R} t:=\operatorname{sext}\left(\mathrm{Mem}_{1}[\mathrm{R} n+\mathrm{R} m]\right)$ |  |
| PC-relative | ldr rt, label | $\mathrm{R} t:=\mathrm{Mem}_{4}[$ label] | Range $p c$ to $p c+1020$ |
| SP-relative | ldr rt, [sp,\#imm] | $\mathrm{R} t:=\mathrm{Mem}_{4}[s p+i m m]$ | Range 0-1020, mult of 4 |
| Store |  |  |  |
| Word, imm offset | str rt, [rn, \#imm] | $\mathrm{Mem}_{4}[\mathrm{R} n+$ imm $]:=\mathrm{R} t$ | Range 0-124, mult of 4 |
| Word, reg offset | str $\mathrm{rt},[\mathrm{rn}, \mathrm{rm}]$ | $\mathrm{Mem}_{4}[\mathrm{R} n+\mathrm{Rm} m]:=\mathrm{R} t$ |  |
| Halfword, immed | strh rt, [rn, \#imm] | $\mathrm{Mem}_{2}[\mathrm{R} n+$ imm] $]:=\mathrm{Rt}[15: 0]$ |  |
| Halfword, register | strh rt, [rn, rm ] | $\mathrm{Mem}_{2}[\mathrm{R} n+\mathrm{Rm}]$ := $\mathrm{Rt}[15: 0]$ |  |
| Byte, imm offset | strb rt, [rn,\#imm] | $\mathrm{Mem}_{1}[\mathrm{R} n+$ imm $]:=\mathrm{Rt}[7: 0]$ | Range 0-31 |
| Byte, reg offset | strb rt, [rn, rm] | $\mathrm{Mem}_{1}[\mathrm{R} n+\mathrm{R} m]:=\mathrm{Rt}[7: 0]$ |  |
| SP-relative | str rt, [sp,\#imm] | $\mathrm{Mem}_{4}[s p+i m m]:=\mathrm{R} t$ | Range 0-1020, mult of 4 |
| Push and pop |  |  |  |
| Push | push \{regset $\}$ |  |  |
| Push with link | push \{regset, lr \} |  |  |
| Pop | pop \{regset $\}$ |  | Subset of R0-R7 |
| Pop and return | pop \{regset, pc \} |  |  |
| Branch |  |  |  |
| -if equal | beq label | $p c:=$ label -if $Z$ | Range -252 to +258 bytes |
| -if not equal | bne label | -if ! $Z$ |  |
| -if higher or same | bhs label | -if $C$ | Synonym for bcs |
| -if lower | blo label | -if ! $C$ | Synonym for bcc |
| -if minus | bmi label | -if $N$ |  |
| -if plus | bpl label | -if ! $N$ |  |
| -if overflow | bvs label | -if $V$ |  |
| -if not overflow | bvc label | -if ! $V$ |  |
| -if higher | bhi label | -if $C$ \& ! ! |  |
| -if lower or same | bls label | -if ! $C \\| Z$ |  |
| -if greater or eq | bge label | -if $N==V$ |  |
| -if less than | blt label | -if $N$ ! $=V$ |  |
| -if greater than | bgt label | -if ! $Z \& \& N==V$ |  |
| -if less or eq | ble label | -if $Z \\| N$ ! $=V$ |  |
| Unconditional | b label | $p c:=$ label | Range $\pm 2 \mathrm{~KB}$ |
| Branch with link | bl label | lr : = next; pc := label |  |
| Branch to reg | bx rm | $p c:=\mathrm{R} m$ |  |
| Branch reg \& link | blx rm | $l r:=n e x t ; p c:=\mathrm{R} m$ | \} High regs allowed |
| No operation | nop |  |  |
| Extend |  |  |  |
| Signed byte | sxtb rd, rm | $\mathrm{R} d:=\operatorname{sext}(\mathrm{Rm}[7: 0])$ |  |
| Unsigned byte | uxtb rd, rm | $\mathrm{R} d:=\mathrm{Rm}[7: 0]$ |  |
| Signed halfword | sxth rd, rm | Rd : $=\operatorname{sext}(\mathrm{Rm}[15: 0])$ |  |
| Unsigned halfword | uxth rd, rm | $\mathrm{R} d:=\mathrm{R} m[15: 0]$ |  |

