

Data and control

Digital Systems – Lecture 22



UNIVERSITY OF
OXFORD


Department of
**COMPUTER
SCIENCE**

In this lecture


Further stages that enhance control elements of the datapath

- PC as a register
- Instruction decoding
- Subroutine calls
- Conditional execution


The story from last time




Stage 6: PC as a register




Stage 6: PC as a register




Stage 6: PC as a register



Stage 7: Instruction decoding



Stage 7: Instruction decoding



Some instruction formats

adds <Rx>,<Ry>,<Rz>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	0	Rz			Ry		Rx			

adds <Rx>,<Ry>,<imm3>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	1	0	imm3			Ry		Rx			

subs <Rx>,<Ry>,<Rz>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	0	1	Rz			Ry		Rx			

adds <Rw>,<imm8>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	1	0	Rw			imm8							




Controls for register selection


Instruction	cReg SelA	cReg SelB	cReg SelC	cRand2	cShiftOp/ Amt	cAlu Sel	cMem Rd/Wr	cReg Write
adds/subs r/i3	Ry	Rz	Rx	RImm3	Ls1/Sh0	Sg9	F/F	T
movs i8	–	–	Rw	Imm8	Ls1/Sh0	Mov	F/F	T
ldr r	Ry	Rz	Rx	RegB	Ls1/Sh0	Add	T/F	T
str r	Ry	Rz	Rx	RegB	Ls1/Sh0	Add	F/T	F
lsls i5	–	Ry	Rx	RegB	Ls1/ShImm	Mov	F/F	T
ands r	Rx	Ry	Rx	RegB	Ls1/Sh0	And	F/F	T
rors r	Ry	Rx	Rx	RegB	Ror/ShReg	Mov	F/F	T
ldr i5	Ry	–	Rx	Imm5	Ls1/Sh2	Add	T/F	T
str i5	Ry	–	Rx	Imm5	Ls1/Sh2	Add	F/T	F

Instructions with fixed registers


add sp,sp,#⟨imm7⟩




ldr ⟨Rw⟩,[sp,#⟨imm8⟩]




sub sp,sp,#⟨imm7⟩



b ⟨disp11⟩




add ⟨Rw⟩,sp,#⟨imm8⟩




More control rules

Instruction	cReg SelA	cReg SelB	cReg SelC	cRand2	cShiftOp/ Amt	cAlu Sel	cMem Rd/Wr	cReg Write
add/sub sp	Rsp	–	Rsp	Imm7	Ls1/Sh2	Sg7	F/F	T
add rsp	Rsp	–	Rw	Imm8	Ls1/Sh2	Add	F/F	T
ldr sp	Rsp	–	Rw	Imm8	Ls1/Sh2	Add	T/F	T
str sp	Rsp	–	Rw	Imm8	Ls1/Sh2	Add	F/T	F
b	Rpc	–	Rpc	SImm11	Ls1/Sh1	Add	F/F	T

Stage 7: Instruction decoding




Stage 8: Subroutine calls



blx <Ryy>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	1	1	Ryy			0	0	0	

Stage 8: Subroutine calls



Subroutine call and return

bx <Ryy>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	1	0		Ryy			0	0	0


blx <Ryy>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	1	1		Ryy			0	0	0


Instruction	cRegSel A/B/C	cRand2	cShiftOp/ Amt	cAlu Sel	cMem Rd/Wr	cReg Write	cWLink
bx/blx r	-/Ryy/Rpc	RegB	Ls1/Sh0	Mov	F/F	T	C

B1 done the old-fashioned way

b11, <imm10>




b12, <imm11>




Instruction	cRegSel A/B/C	cRand2	cShiftOp/ Amt	cAlu Sel	cMem Rd/Wr	cReg Write	cWLink
b11	Rpc / - / R1r	SImm11	Ls1 / Sh12	Add	F / F	T	N
b12	R1r / - / Rpc	Imm11	Ls1 / Sh1	Add	F / F	T	Y

Stage 8: Subroutine calls




Stage 9: Conditional execution



$b(c) \langle imm8 \rangle$

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	cond				imm8							

Stage 9: Conditional execution




b(c) <imm8>


15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	cond				imm8							

Compare and branch

b<c> <imm8>




cmp <Rw>, #<imm8>



Instruction	cRegSel A/B/C	cRand2	cShiftOp/ Amt	cAlu Sel	cMem Rd/Wr	cWFlags/ Reg/Link
b<c>	Rpc/-/Rpc	SImm8	Ls1/Sh1	Add	F/F	F/C/N
cmp ri	Rw/-/-	Imm8	Ls1/Sh0	Sub	F/F	T/N/N
subs ri	Rw/-/Rw	Imm8	Ls1/Sh0	Sub	F/F	T/Y/N

The complete datapath



A simulator

“Lab 5” consists of a simulator following the design given in these lectures.

It can load and execute programs prepared with the ARM assembler and linker, provided they use no instructions that we haven't implemented.

A document on the wiki presents the program and explanation in 'literate' form.